NANOCAPSULES CONTAINING CHARGED PARTICLES, THEIR USES AND METHODS OF FORMING SAME

Inventors: David Tomanek, Richard Enbody; Kwon Young-Kyun, all of East Lansing; Mark W. Brehob, Ann Arbor, all of MI (US)

Assignee: Board of Trustees operating Michigan State University, East Lansing, MI (US)

Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Filed: Aug. 9, 2001

Prior Publication Data

Field of Search
365/215, 151, 365/137, 185.01

References Cited
U.S. PATENT DOCUMENTS
5,753,088 A 5/1998 Olk
5,698,175 A 12/1997 Hiura et al.
5,641,466 A 6/1997 Ebbesen et al.
6,208,553 B1 * 3/2001 Gryko et al. ............. 365/151

FOREIGN PATENT DOCUMENTS

OTHER PUBLICATIONS

ABSTRACT
Nanomechanisms are employed in nanomemory elements which, in turn, are employable in nanoscale memory devices. A nanoscale particle is enclosed within a nanocapsule to create a bistable device which is both readable and writable in a variety of ways. A nanomechanism for use in a nanoscale memory element includes a first element in the form of a nanoassembly having a cavity and second element in the form of a nanostructure which is removeably disposed within the cavity. In one embodiment, the nanoassembly is demonstrated as a C_{60} capsule and the nanostructure is demonstrated as a charged C_{60} fullerene molecule. The nanoscale memory devices combine high switching speed, high packing density and stability with nonvolatile storage of the stored data.
OTHER PUBLICATIONS


* cited by examiner
Figure - 4a

Figure - 4b

Figure - 4c
Figure - 11

Decoder

Array of Nanoscale Memory devices

MULTIPLEXER

COMPUTER

Data In

MULTIPLEXER

Column Address

Data Out

COMPUTER

Row Address

Address 0....n-1

n-x

x
NANOCAPSULES CONTAINING CHARGED PARTICLES, THEIR USES AND METHODS OF FORMING SAME

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of PCT Application No. PCT/US00/03573 filed Feb. 11, 2000, designating the United States, which claims priority from provisional U.S. application Ser. No. 60/120,023, filed Feb. 12, 1999.

BACKGROUND OF THE INVENTION

Carbon nanotubes consisting of seamless and atomically perfect graphitic cylinders generally only a few nanometers in diameter have been synthesized in bulk quantities. The unusual combination of their molecular nature and micrometer-size length gives rise to the uncommon electronic properties of these systems. Electrical transport measurements for individual nanotubes indicate that these systems behave as genuine quantum wires, nonlinear electronic elements or transistors.

SUMMARY OF THE INVENTION

Computer simulations indicate that nanotubes containing at least one charged particle, otherwise referred to herein as bucky-shuttles, exhibit an unusual dynamical behavior making such mechanisms useful for nanoscale memory devices. Such nanoscale memory devices combine high switching speed, high packing density and stability with non-volatility of the stored data.

The nanoscale mechanisms including at least one charged particle, generally in the form of a fullerene molecule contained within at least one carbon nanotube can be produced by thermally annealing diamond powder of an average diameter of 4-6 nm via a detonation method reported by Toron Company, Ltd. According to this detonation method diamond powder is heated in a graphite crucible in an inert argon atmosphere at 1800° C. for 1 hour. This treatment transforms the diamond powder into graphitic nanostructures as seen in transmission electron microscope images. Interestingly, a large portion of the material produced under this method consists of multi-walled capsules.

Alternative bucky shuttle structures sometimes referred to as “nano-peapod”, similar to the structure shown in FIG. 5 can be synthesized by acid purifying carbon nanotubes produced by the pulsed laser ablation of a graphite target impregnated with 1.2% of Ni/Co catalyst as reported by Smith et al., Science and Application of Nanotubes, p. 67 (2000).

DETAILED DESCRIPTION OF THE DRAWINGS

FIG. 1 is a structural model of a nanomechanism including a K@C+ charged nanostructure contained within a C_{400} nanocapsule; FIG. 2 is a chart illustrating the potential energy of K@C+n as a function of its position with respect to the nanoassembly in a zero field (solid line) and switching field E_s=0.1 V/Å (dashed lines); FIG. 3a is a top schematic view of a high-density memory board; FIG. 3b is a side schematic view of a high-density memory board illustrating a switching voltage applied between conductors b and C, wherein the corresponding bit information is stored in memory element “bc”;

FIG. 4a shows a molecular dynamics simulation of the switching process from “bit 0” to “bit 1” when a constant electric field of 0.1 V/Å is applied along the axis of the nanoassembly, wherein the position of a charged nanostructure with respect to the nanoassembly is a function of time;

FIG. 4b illustrates the changes in potential energy and kinetic energy as a function of time, wherein the top line is kinetic energy, the bottom line is potential energy, and the middle line is the kinetic energy of the charged nanostructure with respect to the nanoassembly;

FIG. 4c illustrates the vibrational temperature of the nanoassembly and charged nanostructure as a function of time;

FIG. 5 is a cross-sectional side view of an alternative nanomechanism configuration useful as a data storage element in accordance with the teachings of the present invention;

FIG. 6 is a side view of an alternative nanomechanism configuration useful as a data storage element in accordance with the teachings of the present invention;

FIG. 7 is a side view of a nanoscale memory device including a nanomechanism having distinct conductive and non-conductive segments and a dual electrode activator to accomplish a switching between states;

FIG. 8 is a side view of a nanoscale memory device including a nanomechanism having distinct conductive and non-conductive segments and a triple electrode activator to accomplish a switching between states;

FIG. 9 is a perspective view of a nanoscale memory element including a plurality of nanomechanisms extending between a dual electrode activator;

FIG. 10 is a perspective view of a four-bit array of nanoscale memory elements;

FIG. 11 is a schematic view of the circuitry used to address a nanoscale memory device in accordance with the teachings of the present invention;

FIG. 12 is a schematic view of a nanoscale memory element including an electrode attached at a first end to a nanomechanism and at second end to a power source;

FIG. 13 is a schematic view of a nanoscale memory element including a laser activator to generate a net current to displace the nanostructure within the nanoassembly, thus switching between states;

FIG. 14 is a schematic view of a nanoscale memory element including a detector to measure electrical resistance to distinguish states;

FIG. 15 is a schematic view of a nanoscale memory element including a polarity detector to measure polarity to distinguish states;

FIG. 16 is a schematic view of a nanoscale memory element including a nanoprobe detector to measure local changes of electron distribution or elastic deformations to distinguish states;

FIG. 17 is a schematic view of a nanoscale memory element in the “bit 0” state where the opaque nanostructure obstructs a light beam from transmission through a transparent section of the nanoassembly; and

FIG. 17A is a schematic view of a nanoscale memory element in the “bit 1” state, where the opaque nanostructure does not obstruct a light beam.

DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 1, a nanomechanism 10 for use in a nanoscale memory element is illustrated as including a first
element 12 in the form of a nanoassembly 14 having a cavity 16 and a second element 18 in the form of a nanostructure 20 which is movably disposed within the cavity.

While the nanomechanism will be described in terms of moving the nanostructure relative to the nanoassembly, it should be understood by those skilled in the art that the nanostructure can be held in a fixed position with the nanoassembly being moved relative thereto to effectuate a change in state as will be described below. Additionally, it is fully comprehended that the nanostructure and nanoassembly can be configured to both be movable. For illustrative purposes, the nanoassembly is demonstrated as a C_{60} capsule and the nanostructure is demonstrated as a charged C_{60} fullerene molecule. It should be noted by those skilled in the art that the nanostructure 20 can also be in the form of other charged particles, molecules or nanotubes provided such can be housed within the cavity of a nanotube nanoassembly. Further, as shown in FIG. 6, two or more nanostructures represented by reference numerals 20 and 20A, may be disposed within a single nanoassembly. It has been determined that the above described nanomechanism can be utilized in nanomemory elements 30 such as those illustrated in FIGS. 1, 3, 7, 8 and 9 to write and read information fast and reliably. Additionally, the data can be readily analyzed and stored in a non-volatile manner.

The energetics of the C_{60} molecule within the C_{80} is demonstrated in FIG. 2. The ends of the outer capsule are halves of the C_{60} fullerene, a preferred structure to hold a C_{60} molecule at an inter-wall distance of 3.4 Å. These end-caps connect seamlessly to the cylindrical portion of the capsule, a 1.5 nm long segment of the nanotube. The interaction between the unmodified C_{60} molecule and the enclosing capsule is similar to that found in graphite, C_{60} crystals and nanotube bundles; that is, it is dominated by a Van der Waals and a weak covalent inter-wall interaction. The position, occurs if the nanostructure contained within the cavity of the nanoassembly is stable and does not change unless a field is applied within the cavity 16 of the nanoassembly 14.

The information, physically stored in the position of the nanostructure, i.e., C_{60}^{+} ion contained within the nanoassembly, is stable and does not change unless a field greater than the switching field is present in the cavity 16 of the nanoassembly 14, resulting in non-volatility of the stored information. The information generated by the nanomechanisms can be read in a number of ways. By way of a non-limiting example, a read function can be carried out by determining the state of the device by examining its polarity, detecting the movement of the nanostructure within the nanoassembly and examining its resistance.

Examining the polarity of the nanoassembly would indicate the proximity of the charged nanostructure within the nanoassembly and, thus, its location. The polarity can be examined by measuring the difference in the electrochemical potential between the ends 22 and 24. To measure the polarity, a voltage meter can be connected to the nanostructure at both ends as shown in FIG. 15. The voltage meter would detect different polarity depending on the position of a nanostructure.

In order to move the nanostructure 20 from one end of the nanoassembly 14 to the other (the molecular analog of writing) and to determine its position within the nanoassembly (the molecular analog of reading) most efficiently, the nanostructure contained within the nanoassembly should carry a net charge. This net charge can be accomplished, for example, by utilizing a K@C_{60} complex, which can be formed spontaneously under synthesis conditions in presence of potassium (K), wherein the valence electron of the encapsulated K atom is completely transferred to the C_{60} shell. The K@C_{60} complex, when in contact with the neutral C_{80} nanosphere, spontaneously transfers this valence electron from the C_{60} shell to the enclosing nanoassembly, thus resulting in a K@C_{60}^{+} ion enclosed in the C_{80} nanosphere. The writing process corresponds to switching the state or equilibrium position of the C_{60}^{+} ion between a first end 22 of the nanoassembly, hereinafter the “bit 0” end and a second end 24 of the nanoassembly, hereinafter the “bit 1” end. To accomplish a change in state, an electric field must be applied within the cavity 16 of the nanoassembly 14. Preferably, the nanoassembly 14 is provided with one or more electrodes 26 which are attached during the formation of the nanoassembly to reduce the field screening by the nanoassembly.

The energetics of C_{60}^{+} in absence of an applied field and in the switching field of E_{0}=0.1 V/Å, generated by applying a voltage of ~1.5 V between the nanoassembly ends, is displayed in FIG. 2. One of the local minima becomes unstable above a critical field strength, causing the C_{60}^{+} ion to move to the only stable position. Since the switching field E_{0}=0.1 V/Å is relatively small, it should not have a dramatic effect, if any, on the integrity of the nanomechanism, since graphitic structures disintegrate only in fields greater than 3.0 V/Å.

An alternative way to displace the nanostructure within the nanoassembly would be achieved by irradiating the nanoassembly by a laser beam, FIG. 13, thus inducing an electric current capable of dragging along the nanostructure, as reported by Kral and Tomanek in Physical Review Letters 82, 5373 (1999), which is hereby incorporated by reference as if fully set forth herein.

Another method to displace the nanostructure within the nanoassembly would make use of the tip of a Scanning Probe Microscope, such as Atomic Force Microscope (AFM), illustrated in FIG. 16. Locally applied force would deform the nanoassembly in such a way to cause the nanostructure to move from one end to the other.

The information, physically stored in the position of the nanostructure, i.e., C_{60}^{+} ion contained within the nanoassembly, is stable and does not change unless a field greater than the switching field is present in the cavity 16 of the nanoassembly 14.
non-conductive segments 28 and 28A, respectively. By using this type of nanoassembly, the resistance of the entire nanomemory device would be made to vary based upon the location of the (conducting) nanostructure within the nanoassembly. If the nanostructure is located along the first end 22 (on the left), as shown in FIG. 7, the resistance of the nanomemory device is less than when the nanostructure is at the second end 24 (on the right). When the nanostructure is at the first end, it acts as an electrical bridge allowing current to flow between the ends of the nanoassembly. In contrast, when the nanostructure is on the right, no conducting path exists between the ends of the nanoassembly, thus yielding a higher resistance which can be measured. The conductive and non-conductive segments of the nanoassembly 14 can be made of different materials or may optionally be made from the same material but differ in atomic arrangement, which in case of nanotubes is referred to as chirality. The resistance can be measured in a number of ways including, for example, by connecting one of the electrodes to the nanostructure in series with the nanomechanism. A small potential difference would then be applied across both the resistor and the nanomechanism, with the difference between the resistor and nanomechanism being measured.

The read function can also be carried out by employing a plurality of spaced apart electrodes attached to a nanomechanism as illustrated in FIGS. 8 and 14. First and second electrodes 26 and 26A would be located at opposite ends of the nanoassembly 14 and separated from each other by one or more insulating segments 28A; a third electrode 26B would be disposed along the midpoint 40. The three electrodes are operationally associated with control logic 43. Preferably, each of the electrodes are equidistantly spaced from adjacent electrodes. When the nanomicrostructure is at one end, it provides a low-resistance connection between this end and the electrode at the mid-point, whereas the resistance between the midpoint electrode and the other end remains high. Therefore, the location of the nanostructure is detectable by comparing the resistance between the midpoint electrode and one end to the resistance between the mid-point electrode and the other end using a resistor as described above.

Another method to detect the location of the nanostructure within the nanoassembly would make use of the tip of a Scanning Probe Microscope, such as Atomic Force Microscope (AFM). Due to the fact that the nanoassembly is locally less compressible near the nanoassembly, as illustrated in FIG. 16, the Scanning Probe Microscope would show a different deflection when in the vicinity of the nanostructure.

Still another way to detect the position of the nanostructure within the nanoassembly relies on the fact that the opaque nanostructure, when located near the left end ("bit 0") of the nanoassembly, may obstruct a beam of light from transmission through a window consisting of a transparent section of the nanoassembly, as shown in FIG. 17. When the nanostructure is located near the right end ("bit 1") of the nanoassembly, as shown in FIG. 17A, the beam of light is not obstructed, but rather transmitted through this window and can be detected.

Unlike in most conventional solid state random access memory elements (such as DRAM or SRAM) where information has to be sustained by an external power source, the non-volatility of the stored information, mentioned above, results from a relatively deep trap potential near the "bit 0" or "bit 1" ends of the nanomechanism and thus does not rely upon external power. Thermal stability and non-volatility of data depend on the depth of this trap potential, which in turn can be adjusted by changing the encapsulated fullerene complex. For example, the calculated trap potential depth of 0.24 eV for the K@C_{60}^{+} ion near the ends of the nanoassembly in zero field suggests that stored information should be stable well beyond room temperature and require temperatures on the order of 3000 K to be destroyed. Further improvement of the thermal stability can be achieved using higher charged endohedral complexes containing divalent donor atoms, such as La@C_{60}^{3+} as mentioned above.

When targeting high storage densities, the addressability of the stored information becomes important. One possible way to realize a high-density memory board is presented in FIG. 3. Maximum density is achieved by packing the nanotube memory elements in a honeycomb fashion. Rows of nanomembranes can be connected at the top and at the bottom by "nanowire" electrodes in such a way, that a single memory element is addressed at their crossing point. Applying a switching voltage between two crossing electrodes (e.g. the b/c pair in FIG. 3(b)) will generate a field sufficient for switching only in that memory element [e.g. labeled bc], whereas fields inside other memory elements, in particular the rows of elements connected to electrodes c and electrode B, are too small to initiate switching. As in most solid-state memory devices, many memory elements can be addressed in parallel using such an addressing scheme. This arrangement applies both for the writing and the reading processes described above, and allows for multiple bits to be written and read in parallel.

In a similar fashion, a matrix of single bit nanoscale memory elements, as illustrated in FIG. 10, can also be employed as a nanomemory device. A large quantity of nanomechanisms per unit area, i.e., such as those described in articles by A. Thess et al., SCIENCE, Vol. 273, pg. 483 (1996); G. Che et al., Jpn. J. Appl. Phys., Vol 37, pg. 605 (1988) and S. J. Tans et al., NATURE, vol. 393, 49 (1998) can be attached to the electrode. A similar technique could be used to create a high quantity of nanomechanisms per unit area disposed between two conducting layers to form a single bit element as illustrated in more detail in FIG. 9. In general, the number of nanomechanisms per bit will depend upon the minimum line size of the lithography process used for the electrodes. For example, for lithography processes employing a 70 nm wire width there could be nearly 1,000 nanomechanisms used to store a single bit of information. Writing can be done by assuming that a voltage differential of 2.0 V will move the nanowires from one end of the nanomemory to the other (field of about or exceeding 0.1 V/Å, needed to move a C_{60}^{7+} ion within the nanoassembly, will thus be achieved if the distance between the two ends is below about 2 nm). Thus, as shown in FIG. 10, in order to write the information "bit 0" to memory element "4" one applies +1.0 V potential to wire B while applying -1.0 V potential to wire D. If all the other electrodes are held at ground, only at the addressed element will there be a strong enough electric field to move the nanomachines across the nanomembranes. A "bit 1" information would be written to that element by reversing the voltage at the same electrodes and holding all others at ground. Writing to an entire row (or column) would be a two-stage process, as the "bit 0" and "bit 1" information would have to be written at different times.

The memory arrays of the present invention, which are random accessible in nature, can be fabricated to replace traditional DRAM capacitor/transistor memory cells with a memory-cell made of one or more nanomemory devices. FIG. 11 illustrates a contemporary memory array employing an array of nanoscale memory devices rather than DRAM.
cells which are now commonly used in microelectronic applications. As shown, the decoder 50 selects the appropriate wire(s) 52 for reading and writing as described above. The multiplexer (MUX) 54 collects the signals from the nanoscale memory devices for output. The decoder and MUX are conventional devices which can be fabricated using conventional VLSI techniques or can be fabricated from nanotubes.

Now, consider a destructive read with a large number of nanosassemblies per unit area. A "forest" of nanosassemblies would result in movement of a large number of charged ions whose movement would be detectable. While the data will have been destroyed in the process of doing the read, the data can be written back later, similar to how data are handled in a traditional DRAM.

The above described nanomemory devices have a number of useful features. They are non-volatile; the device itself switches very quickly, and they appear to be useful in modern lithography processes.

Under an alternative embodiment, nanomemory devices can be fabricated wherein the metal or polysilicon electrodes are in whole or in part replaced with "carbon nanowires". These so-called nanowires are in the form of conductive carbon nanotubes. Each bit of memory would now use only a single nanoscale memory device. The reading and writing of the data in the nanomemory devices would be achieved as described above and as illustrated in FIG. 11, by way of a non-limiting example.

To study the efficiency of the writing process, we performed a molecular dynamics simulation of the switching process from "bit 0" to "bit 1" in the microcanonical ensemble of the C_{60}@C_{480} nanosassembly. We used a parameterized linear combination of atomic orbitals (LCAO) total energy functional augmented by long-range Van der Waals interactions. Our approach to determine the forces on individual atoms had been previously used with success to describe the disintegration dynamics of fullerenes and the growth of multi-wall nanotubes. A time step of 5x10^{-11} s and a fifth-order Runge-Kutta interpolation scheme was used to guarantee the total energy conservation of AE.E<10^{-10} between successive time steps.

The results of our simulation are shown in FIG. 4. Initially, the nanostructure 20 (C_{60}+ ion) is equilibrated near the "bit 0" position on the left. At time t=0, a constant electric field of 0.1 V/A is applied along the axis of the nanosassembly 14. The originally stable "bit 0" configuration becomes unstable in the modified total energy surface as depicted in FIG. 2. The C_{60}+ ion is subject to a constant acceleration to the right, and reaches the "bit 1" position only 4 picoseconds (ps) later, as seen in FIG. 4(a). During this switching process, the total energy lost by the C_{60}+ ion is converted into kinetic energy, as seen in FIG. 4(b).

Due to the small (albeit non-negligible) interaction between the nanostructure (C_{60}+ ion) and the nanosassembly (nanotube), the kinetic energy gained initially occurs as rigid-body translational energy of the nanostructure. A nearly negligible energy transfer into the internal degrees of freedom due to atomic-scale friction, manifested in a very small increase of the vibrational temperature, shown in FIG. 4(c), is observed during this initial stage of the switching process.

Approximately four picoseconds (ps) after the switching field is applied, the nanostructure reaches the opposite end of the nanosassembly, having gained 1.5 electron-Volts (eV) of net kinetic energy. This kinetic energy is too small to damage the nanosassembly, as inelastic collisions involving C_{60} require energies exceeding 200 eV to occur. Upon impact onto the enclosing nanoassembly from the inside, a substantial fraction of this energy is converted into heat, thus increasing the vibrational temperature of the nanosassembly by 10 K and that of the C_{60}+ ion nanosstructure by 2 K. Due to the high heat conductivity and melting temperature T_{M-4}, 000 K of graphite nanosstructures, this modest heat evolution is unlikely to cause any significant structural damage even at high access rates.

As seen in FIG. 4(b), the net kinetic energy of the nanostructure with respect to the nanosassembly is significantly reduced during this collision. The C_{60}+ bounces back towards the middle of the nanosassembly, slowed down by the opposing electric field, and finally turns again towards the "bit 1" end. FIG. 4(c) indicates that thermal equilibration in the system after the collision is achieved stepwise. The step period of 1 ps results from the beats between the low-frequency quadrupolar deformation modes of the colder encapsulated C_{60}+ ion and the hotter enclosing nanosassembly, which have been excited during the quasielastic collision.

One or few oscillations of the nanostructure inside the nanosassembly, damped by transferring energy from macroscopic to internal degrees of freedom, are necessary to stabilize it in the new equilibrium "bit 1" position, with a kinetic energy not exceeding the depth of the trap potential. As seen in FIG. 4(b), this situation occurs 10 ps after the initial onset of the switching field, thus resulting in an ideal memory switching and access rate close to 0.1 THz. In the slower sequential mode, this translates into a data throughput rate of 10 Gbps, many orders of magnitude faster than the data throughput achieved presently in magnetic mass storage devices.

In order to further reduce the switching time, the applied field may be increased to shorten the transfer time between the two states, "bit 0" and "bit 1", keeping in mind that the damping process would be prolonged in such a case. Unlike in our model simulation, there is no need to apply a constant switching field during the entire bit flip process. A 0.5 ps pulse of a 0.1-0.5 V/A field is found to suffice to detach the C_{60}+ ion from its stable position and thus to change the nanostructure state. This approach may be of particular use if an increase of the trap potential, due to a different fullerene complex, is desired.

Mass production of nano memory devices such as the ones discussed herein can be accomplished in a cost-effective manner due to affinity of nanotubes and nanocapsules to form ordered, close-packed arrays. It should be noted that since any double-wall nanotube or nanocapsule with the enclosed structure shorter than the outer capsule behaves as a tunable two-level system, the functionality of the proposed nanoscale memory device is basically independent of the exact size and shape of the nanostructure and nanosassembly.

Instead of a closed nanosassembly as illustrated and described above, an alternative nanosassembly is shown in FIG. 5 as an open ended hollow tube/cylinder. Two tubes 34 and 34A, smaller in diameter and closed at one end, can be positioned inside the cavity 16 of the nanosassembly 14 in such a way that there is a near cylindrical void between the closed ends 36 and 36A of these two tubes. This cylinder/capsule contains at least one charged nanoassembly 20 that can move along the axis of the truncated cylinder portion 38, once an electric field is produced inside by applying a bias voltage between the tubes 34 an 34A. With two equally stable equilibrium states in zero field, this is a two level system that can be used for binary data storage.
While it will be apparent that the preferred embodiments of the invention disclosed are well calculated to fulfill the objects stated, it will be appreciated that the invention is susceptible to modification, variation and change without departing from the spirit thereof.

What is claimed is:

1. A nanomechanism for use in a nanoscale memory element comprising:
   a) a first element in the form of a nanoassembly having a cavity;
   b) a second element in the form of at least one nanostructure disposed within the cavity;
   whereby at least one of the first and second elements are movable relative to the other of said first and second elements to accomplish switching between states.

2. The nanomechanism of claim 1 wherein said nanoassembly is a nanotube.

3. The nanomechanism of claim 2 wherein said nanotube is formed from at least one element selected from group consisting of carbon, boron, nitrogen and mixtures thereof.

4. The nanomechanism of claim 1 wherein said nanostructure is charged.

5. The nanomechanism of claim 1 wherein said nanostructure is in the form of a fullerene molecule.

6. The nanomechanism of claim 5 wherein said fullerene molecule includes a hollow body having a charged particle disposed therein.

7. The nanomechanism of claim 5 wherein said fullerene molecule is charged.

8. The nanomechanism of claim 1 wherein at least one nanostructure includes a plurality of nanostructures contained in the cavity of said nanoassembly.

9. The nanomechanism of claim 8 wherein at least one of said plurality of nanostructures is charged.

10. The nanomechanism of claim 9 wherein at least one of said plurality of nanostructures is a fullerene molecule.

11. The nanomechanism of claim 1 wherein said nanoassembly includes conductive and non-conductive segments.

12. A nanoscale memory element for use in a nanoscale memory device comprising:
   a) a nanomechanism including a first element in the form of a nanoassembly having a cavity and a second element in the form of at least one nanostructure disposed within the cavity; and
   b) an activator for moving at least one of the first and second elements relative to the other of said first and second elements to accomplish a switching between states.

13. The nanoscale memory element of claim 12 wherein said nanoassembly is a nanotube.

14. The nanoscale memory element of claim 13 wherein said nanotube is formed from at least one element selected from the group consisting of carbon, boron, nitrogen and mixtures thereof.

15. The nanoscale memory element of claim 12 wherein said nanostructure is charged.

16. The nanoscale memory element of claim 12 wherein said nanostructure is in the form of a fullerene molecule.

17. The nanoscale memory element of claim 16 wherein said fullerene molecule includes a hollow body having a charged particle disposed therein.

18. The nanoscale memory element of claim 16 wherein said fullerene molecule is charged.

19. The nanoscale memory element of claim 12 wherein at least one nanostructure includes a plurality of nanostructures contained in the cavity of said nanoassembly.
41. The nanoscale memory element of claim 39 wherein at least one of said plurality of nanostructures is a fullerene molecule.

42. The nanoscale memory element of claim 32 wherein said detector includes a device for applying an electric field which is disposed in proximity to said nanomechanism.

43. The nanoscale memory element of claim 42 wherein said device is an electrode attached at a first end to said nanomechanism and at a second end to a power source.

44. The nanoscale memory element of claim 42 wherein said device includes a plurality of electrodes attached at a first end to said nanomechanism and at a second end to a power source.

45. The nanoscale memory element of claim 44 wherein said plurality of electrodes includes a first electrode attached to said nanomechanism along a second end.

46. The nanoscale memory element of claim 45 wherein at least one additional electrode is attached to said nanomechanism between said first and second electrodes.

47. The nanoscale memory element of claim 46 wherein each of said electrodes are equidistantly spaced from adjacent electrodes.

48. The nanoscale memory element of claim 47 wherein the middle electrode and at least one other electrode is used to measure electrical resistance.

49. The nanoscale memory element of claim 47 wherein a circuit is utilized to read the electrical resistance to thereby determine the state of the nanoscale memory element.

50. The nanoscale memory element of claim 48 wherein the location of the nanostructure is determined by the electrical polarity of the nanoscale memory element.

51. The nanoscale memory element of claim 32 wherein nanoscale includes conductive and non-conductive segments.

52. The nanoscale memory element of claim 51 wherein the electrical resistance of the nanoscale memory element varies due to the location of the nanostructure with respect to the conductive and non-conductive sections of the nanoscale assembly.

53. The nanoscale memory element of claim 52 wherein the variation in electrical resistance is used to detect the state of the nanoscale memory element.

54. The nanoscale memory element of claim 52 wherein the detector is a nanoprobe.

55. The nanoscale memory element of claim 54 wherein said nanoprobe is a scanning probe microscope.

56. The nanoscale memory element of claim 52 wherein the detector is an apparatus for measuring the optical properties of the nanoscale memory element.

57. The nanoscale memory element of claim 52 wherein said nanoscale includes conductive and non-conductive segments.

58. The nanoscale memory element of claim 52 wherein said nanoscale memory element is also comprised of an activator for moving at least one of the first and second elements relative to the other of said first and second elements.

59. A nanoscale memory device comprising:

a) a first element in the form of a nanoscale assembly having a cavity and a second element in the form of at least one nanoscale disposed within the cavity; and
b) an activator for moving at least one of the first and second elements relative to the other of said first and second elements to accomplish said switching between multiple states; and

c) a detector for identifying the state of said nanomechanism; and

da) a circuit for monitoring a change in state of said nanoscale memory element.

60. The nanoscale memory device of claim 59 wherein said activator includes an article for applying an electric field which is disposed in proximity to said nanomechanism.

61. The nanoscale memory device of claim 59 wherein said article is an electrode attached at a first end to said nanomechanism and at a second end to a power source.

62. The nanoscale memory device of claim 59 wherein said article includes a plurality of electrodes attached at a first end to said nanomechanism and at a second end to a power source.

63. The nanoscale memory device of claim 62 wherein said plurality of electrodes includes a first electrode attached to said nanomechanism along a second end and a second electrode attached to said nanomechanism along a first end.

64. The nanoscale memory device of claim 63 wherein at least one additional electrode is attached to said nanomechanism between said first and second electrodes.

65. The nanoscale memory device of claim 64 wherein each of said electrodes are equidistantly spaced from adjacent electrodes.

66. The nanoscale memory device of claim 59 wherein said activator is a source of electromagnetic radiation causing a change of state.

67. The nanoscale memory device of claim 59 wherein the location of the nanostructure is determined by the electrical polarity of the nanoscale memory element.

68. The nanoscale memory device of claim 59 wherein said nanoscale includes conductive and non-conductive segments.

69. The nanoscale memory device of claim 59 wherein the electrical resistance of the nanoscale memory device varies due to the location of the nanostructure with respect to the conductive and non-conductive sections of the nanoscale assembly.

70. The nanoscale memory device of claim 59 wherein the variation in electrical resistance is used to detect the state of the nanoscale memory element.

71. The nanoscale memory device of claim 59 wherein the detector is a nanoprobe.

72. The nanoscale memory device of claim 59 wherein said nanoprobe is a scanning probe microscope.

73. The nanoscale memory device of claim 59 wherein the detector is an apparatus for measuring the optical properties of the nanoscale memory element.

74. The nanoscale memory device of claim 59 wherein the state of the nanoscale memory element can be restored to a pre-existing state.

75. The nanoscale memory device of claim 59 further comprising an array of nanoscale memory elements arranged such that at least one bit of information can be stored.

76. The nanoscale memory device of claim 59 wherein said array includes conducting electrodes which are used to address the units of information, either singly or in groups.

77. The nanoscale memory device of claim 59 wherein said electrodes are formed from at least one material selected from the group consisting of metals, polysilicon and conductive nanotubes.

78. The nanoscale memory device of claim 59 wherein one function of said electrodes is to conduct electrical signals which cause a state change to occur in said nanomechanisms.

79. The nanoscale memory device of claim 78 wherein a function of said electrodes is to conduct electrical signals allowing the state of the device to be determined.
80. The nanoscale memory device of claim 76 wherein said electrodes transmit information to a computer for analysis.

81. The nanoscale memory device of claim 76 wherein the number of electrodes required is roughly proportional to the square root of the number of bits stored.

82. The nanoscale memory device of claim 59 wherein said device can be used as a high density memory board.

83. The nanoscale memory device of claim 59 wherein said device can be utilized in a lithography apparatus.